Introduction
Built-In Self-Test (BIST) is as effective method of testing a circuit under test (CUT) in the production test. Previous research has focused on developing methods to increase the diagnostic information derived from the results of BIST [3] , [6] . It is difficult to identify true the failing test patterns of BIST due to the large number of test patterns applied to CUT and the high degree of the output response compaction using the signature analyzer.
Therefore, we summarize the solution for developing the diagnosis method after BIST. 1) On the fault diagnosis after BIST, we have to develop the diagnosis method by using the passing test pattern set and the ambiguous failing test pattern set that consists of the failing test pattern set and several passing test patterns.
2) We have to develop the diagnosis method without using the information (locations and faulty values) derived from failing scan-cells and failing primary outputs.
We refer to the method for diagnosing the failed LSI based on the result of BIST as the post-BIST fault diagnosis [1] .
In [1], we proposed a method for diagnosing single stuck-at faults under the BIST environment. However, it is difficult for the method in [1] to apply the faulty circuits with multiple stuck-at faults directly. In practice, a faulty circuit is more likely to have stuck-at faults at multiple locations. Therefore, we propose an effective method to diagnose the failed LSI with multiple stuck-at faults based on the result of BIST [2] . We use large benchmark circuits designed at the Semiconductor Technology Academic Research Center (STARC) [5] to confirm the feasibility of diagnosing the large circuits on the post-BIST fault diagnosis.
The remainder of the paper is organized as follows: In Sect. 2, we propose a method of post-BIST fault diagnosis for multiple stuck-at faults based the pass/fail information. In Sect. 3, we evaluate the effectiveness of the proposed method of post-BIST fault diagnosis by experiments conducted on benchmark circuits and prove the feasibility of diagnosing multiple stuck-at faults by post-BIST fault diagnosis. •E The set of faults for the diagnosis using the ambiguous failing test pattern set (SIM_set): Initial set of SIM _set is the set of representative faults.
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Experimental Results for Multiple Stuck-at Faults
Experiments using the proposed method for multiple stuckat faults were performed for ISCAS'85 and full-scan versions of ISCAS'89 benchmark circuits and for two large circuits in STARC03 benchmark circuits [5] . The STARC03 benchmark circuits are designed to evaluate various tools and methods for SoC (System On Chip) design at the Semiconductor Technology Academic Research Center (STARC). The specifications of the STARC03 benchmark circuits are shown in Table 1 . The STARC03 benchmark circuits used in this experiment are the full-scan circuits. The program was run on a computer having a Pentium 4 (3.4-GHz) CPU and 3GB of memory. In these experiments, double stuck-at faults, or quadruple stuck-at faults, were injected randomly. We used 1,024 random patterns.
The accuracy of the ambiguous failing test pattern set is 95%, where the accuracy of the ambiguous failing test pattern set is defined as follows: (5) We randomly select the passing test patterns from among the passing test patterns for CUT and add the selected passing test patterns to the ambiguous failing test pattern set.
In this experiment, we set N to 20 in Step 5 of the main procedure. In
Step 5 of the main procedure, N is determined by the results of a preliminary experiment. We perform the single stuck-at fault simulation for several faulty circuits in order to count how many times actual faults are detected by the passing test patterns. Table 2 shows the average CPU time consumed by the main procedure, the average CPU time consumed by the post procedure, the average hit ratio (hit2, hit1) of double faults, and the average success ratio (SR) for each benchmark circuit with double stuck-at faults. Because of space limitations, we do not show the results of small circuits in ISCAS benchmark circuits.
According to researchers at the Semiconductor Technology Academic Research Center (STARC), the desired value of the success ratio is equal to 20 faults, or five faults from the top ranked candidate fault. In each circuit, the results for 20 faults from the top ranked candidate fault are shown in the first line. In addition, the results for five faults from the top ranked candidate fault are shown in the second line.
In the present study, the hit ratio is a generic term for hit Ns. Hit N is defined as the ratio of successfully containing N actual fault(s) within 5 (20) candidate faults from the top ranked candidate fault. In other words, it Ns shows the distribution of the success ratio.
The number of cases in which N actual faults are included in less than or equal to 5 (20) candidate faults is denoted as the # of N_successful cases. Hit N is defined as follows:
The success ratio (SR is defined by the following equation. The number of cases in which at least one actual fault is included in less than of equal to 5 (20) faults from the top ranked candidate faults is denoted as the # of successful cases. (7) A success ratio of 100% indicates that the proposed method is able to diagnose at least one stuck-at fault correctly within 5 (20) candidate faults from the top ranked Table 1 Specifications of STARC03 benchmark circuits. Table 2 Experimental results for double faults under accuracy of ambiguous failing test set=95% . candidate fault for all faulty circuits used in this experiment. Therefore, the proposed diagnosis method is feasible for diagnosing large circuits.
The proposed method of post-BIST fault diagnosis gives good diagnostic results in practical CPU times. We believe that the proposed method is more amenable to the diagnosis of multiple stuck-at faults in post-BIST fault diagnosis because the proposed method does not use any information about the locations of the primary outputs having faulty responses in CUT.
Conclusions
In order to provide high-quality post-BIST fault diagnosis, we have proposed a method for improving the diagnostic accuracy for multiple stuck-at faults based on only pass/fail information. From the experimental results, we confirmed the feasibility of diagnosing multiple stuck-at faults on the post-BIST fault diagnosis. Therefore, we believe that the proposed method is effective for post-BIST fault diagnosis.
Further study is necessary to clarify the relationship between the number of failing test patterns used in the diagnosis and accuracy of the diagnostic result.
